blob: 28d325beb0732570ba6dcff235fd3611f802b31a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
*/
#ifndef _DT_BINDINGS_CLK_QCOM_IPQ6018_CMN_PLL_H
#define _DT_BINDINGS_CLK_QCOM_IPQ6018_CMN_PLL_H
/* CMN PLL core clock. */
#define IPQ6018_CMN_PLL_CLK 0
/* The output clocks from CMN PLL of IPQ6018. */
#define IPQ6018_BIAS_PLL_CC_CLK 1
#define IPQ6018_BIAS_PLL_NSS_NOC_CLK 2
#endif
|
