blob: 81269fdc81a533694ed77ab80dd25496aed9aac8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/watchdog/nuvoton,npcm750-wdt.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Nuvoton NPCM Watchdog
maintainers:
- Joel Stanley <joel@jms.id.au>
description:
Nuvoton NPCM timer module provides five 24-bit timer counters, and a watchdog.
The watchdog supports a pre-timeout interrupt that fires 10ms before the
expiry.
allOf:
- $ref: watchdog.yaml#
- if:
properties:
compatible:
contains:
const: nuvoton,wpcm450-wdt
then:
properties:
nuvoton,sysgcr: false
properties:
compatible:
oneOf:
- enum:
- nuvoton,npcm750-wdt
- nuvoton,wpcm450-wdt
- items:
- enum:
- nuvoton,npcm845-wdt
- const: nuvoton,npcm750-wdt
reg:
maxItems: 1
interrupts:
maxItems: 1
clocks:
maxItems: 1
clock-frequency:
description: Frequency in Hz of the clock that drives the NPCM timer.
nuvoton,sysgcr:
$ref: /schemas/types.yaml#/definitions/phandle
description:
a phandle to access the GCR reset-status registers that latch
watchdog reset indications on NPCM750 and NPCM845.
required:
- compatible
- reg
- interrupts
unevaluatedProperties: false
examples:
- |
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/nuvoton,npcm7xx-clock.h>
watchdog@f000801c {
compatible = "nuvoton,npcm750-wdt";
interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
reg = <0xf000801c 0x4>;
clocks = <&clk NPCM7XX_CLK_TIMER>;
};
|
