Documentation/devicetree/bindings/pwm/nxp,lpc3220-pwm.yaml


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48

# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/pwm/nxp,lpc3220-pwm.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: NXP LPC32XX PWM controller

maintainers:
  - Frank Li <Frank.Li@nxp.com>

properties:
  compatible:
    enum:
      - nxp,lpc3220-pwm
      - nxp,lpc3220-motor-pwm

  reg:
    maxItems: 1

  clocks:
    maxItems: 1

  '#pwm-cells':
    const: 3

required:
  - compatible
  - reg
  - clocks
  - '#pwm-cells'

allOf:
  - $ref: pwm.yaml#

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/clock/lpc32xx-clock.h>

    pwm@4005c000 {
        compatible = "nxp,lpc3220-pwm";
        reg = <0x4005c000 0x4>;
        clocks = <&clk LPC32XX_CLK_PWM1>;
        #pwm-cells = <3>;
    };