1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/pinctrl/qcom,sdm660-lpass-lpi-pinctrl.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Qualcomm SDM660 SoC LPASS LPI TLMM
maintainers:
- Nickolay Goppen <setotau@mainlining.org>
description:
Top Level Mode Multiplexer pin controller in the Low Power Audio SubSystem
(LPASS) Low Power Island (LPI) of Qualcomm SDM660 SoC.
properties:
compatible:
const: qcom,sdm660-lpass-lpi-pinctrl
reg:
items:
- description: LPASS LPI TLMM Control and Status registers
patternProperties:
"-state$":
oneOf:
- $ref: "#/$defs/qcom-sdm660-lpass-state"
- patternProperties:
"-pins$":
$ref: "#/$defs/qcom-sdm660-lpass-state"
additionalProperties: false
$defs:
qcom-sdm660-lpass-state:
type: object
description:
Pinctrl node's client devices use subnodes for desired pin configuration.
Client device subnodes use below standard properties.
$ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state
unevaluatedProperties: false
properties:
pins:
description:
List of gpio pins affected by the properties specified in this
subnode.
items:
pattern: "^gpio([0-9]|[1-2][0-9]|3[0-1])$"
function:
enum: [ gpio, comp_rx, dmic1_clk, dmic1_data, dmic2_clk, dmic2_data,
mclk0, pdm_tx, pdm_clk, pdm_rx, pdm_sync ]
description:
Specify the alternative function to be configured for the specified
pins.
allOf:
- $ref: qcom,lpass-lpi-common.yaml#
required:
- compatible
- reg
unevaluatedProperties: false
examples:
- |
lpi_tlmm: pinctrl@15070000 {
compatible = "qcom,sdm660-lpass-lpi-pinctrl";
reg = <0x15070000 0x20000>;
gpio-controller;
#gpio-cells = <2>;
gpio-ranges = <&lpi_tlmm 0 0 32>;
cdc_pdm_default: cdc-pdm-default-state {
clk-pins {
pins = "gpio18";
function = "pdm_clk";
drive-strength = <8>;
output-high;
};
sync-pins{
pins = "gpio19";
function = "pdm_sync";
drive-strength = <4>;
output-high;
};
tx-pins {
pins = "gpio20";
function = "pdm_tx";
drive-strength = <8>;
};
rx-pins {
pins = "gpio21", "gpio23", "gpio25";
function = "pdm_rx";
drive-strength = <4>;
output-high;
};
};
cdc_comp_default: cdc-comp-default-state {
pins = "gpio22", "gpio24";
function = "comp_rx";
drive-strength = <8>;
};
};
|
