summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/phy/fsl,lynx-28g.yaml
blob: d73591315d4b99437437a5aca2a0d1828ea6b52a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/fsl,lynx-28g.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Freescale Lynx 28G SerDes PHY

maintainers:
  - Ioana Ciornei <ioana.ciornei@nxp.com>

description:
  The Lynx 28G is a multi-lane, multi-protocol SerDes (PCIe, SATA, Ethernet)
  present in multiple instances on NXP LX2160A and LX2162A SoCs. All instances
  share a common register map and programming model, however they differ in
  supported protocols per lane in a way that is not detectable by said
  programming model without prior knowledge. The distinction is made through
  the compatible string.

properties:
  compatible:
    oneOf:
      - const: fsl,lynx-28g
        deprecated: true
        description:
          Legacy compatibility string for Lynx 28G SerDes. Any assumption
          regarding whether a certain lane supports a certain protocol may
          be incorrect. Deprecated except when used as a fallback. Use
          device-specific strings instead.
      - items:
          - const: fsl,lx2160a-serdes1
          - const: fsl,lynx-28g
      - items:
          - const: fsl,lx2160a-serdes2
          - const: fsl,lynx-28g
      - items:
          - const: fsl,lx2162a-serdes1
          - const: fsl,lynx-28g
      - items:
          - const: fsl,lx2162a-serdes2
          - const: fsl,lynx-28g
      - const: fsl,lx2160a-serdes3

  reg:
    maxItems: 1

  "#phy-cells":
    const: 1

  "#address-cells":
    const: 1

  "#size-cells":
    const: 0

patternProperties:
  "^phy@[0-7]$":
    type: object
    description: SerDes lane (single RX/TX differential pair)

    properties:
      reg:
        minimum: 0
        maximum: 7
        description: Lane index as seen in register map

      "#phy-cells":
        const: 0

    required:
      - reg
      - "#phy-cells"

    additionalProperties: false

required:
  - compatible
  - reg
  - "#phy-cells"

allOf:
  # LX2162A SerDes 1 has fewer lanes than the others
  - if:
      properties:
        compatible:
          contains:
            const: fsl,lx2162a-serdes1
    then:
      patternProperties:
        "^phy@[0-7]$":
          properties:
            reg:
              minimum: 4
              maximum: 7

additionalProperties: false

examples:
  - |
    soc {
      #address-cells = <2>;
      #size-cells = <2>;

      serdes@1ea0000 {
        compatible = "fsl,lx2160a-serdes1", "fsl,lynx-28g";
        reg = <0x0 0x1ea0000 0x0 0x1e30>;
        #address-cells = <1>;
        #size-cells = <0>;
        #phy-cells = <1>;

        phy@0 {
          reg = <0>;
          #phy-cells = <0>;
        };

        phy@1 {
          reg = <1>;
          #phy-cells = <0>;
        };

        phy@2 {
          reg = <2>;
          #phy-cells = <0>;
        };

        phy@3 {
          reg = <3>;
          #phy-cells = <0>;
        };

        phy@4 {
          reg = <4>;
          #phy-cells = <0>;
        };

        phy@5 {
          reg = <5>;
          #phy-cells = <0>;
        };

        phy@6 {
          reg = <6>;
          #phy-cells = <0>;
        };

        phy@7 {
          reg = <7>;
          #phy-cells = <0>;
        };
      };
    };