summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/net/spacemit,k1-emac.yaml
blob: 500a3e1daa230ea3a1fad30d8ea56a7822fccb3d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/net/spacemit,k1-emac.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: SpacemiT K1 Ethernet MAC

allOf:
  - $ref: ethernet-controller.yaml#

maintainers:
  - Vivian Wang <wangruikang@iscas.ac.cn>

properties:
  compatible:
    const: spacemit,k1-emac

  reg:
    maxItems: 1

  clocks:
    maxItems: 1

  interrupts:
    maxItems: 1

  mdio-bus:
    $ref: mdio.yaml#
    unevaluatedProperties: false

  resets:
    maxItems: 1

  spacemit,apmu:
    $ref: /schemas/types.yaml#/definitions/phandle-array
    items:
      - items:
          - description: phandle to syscon that controls this MAC
          - description: offset of control registers
    description:
      A phandle to syscon with byte offset to control registers for this MAC

required:
  - compatible
  - reg
  - clocks
  - interrupts
  - resets
  - spacemit,apmu

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/clock/spacemit,k1-syscon.h>

    ethernet@cac80000 {
        compatible = "spacemit,k1-emac";
        reg = <0xcac80000 0x00000420>;
        clocks = <&syscon_apmu CLK_EMAC0_BUS>;
        interrupts = <131>;
        mac-address = [ 00 00 00 00 00 00 ];
        phy-handle = <&rgmii0>;
        phy-mode = "rgmii-id";
        pinctrl-names = "default";
        pinctrl-0 = <&gmac0_cfg>;
        resets = <&syscon_apmu RESET_EMAC0>;
        rx-internal-delay-ps = <0>;
        tx-internal-delay-ps = <0>;
        spacemit,apmu = <&syscon_apmu 0x3e4>;

        mdio-bus {
            #address-cells = <0x1>;
            #size-cells = <0x0>;

            rgmii0: phy@1 {
                reg = <0x1>;
            };
        };
    };